Description: 精简CPU设计,需要的可以下来看看,是VERILOG语言写的-streamlined CPU design, the need to be down look at the language is written in verilog Platform: |
Size: 79872 |
Author:磊 |
Hits:
Description: AVS运动补偿电路的VLSI设计与实现
提出了一种基于AVS标准的高效的运动补偿电路硬件结构,该设计采用了8 X 8块级流
水线操作,运动矢量归一化处理和插值滤波器组保证了流水线的高效运行以及硬件资源的最优
利用。采用Verilog语言完成了VLSI设计,并通过EDA软件给出仿真和综合结果。-AVS motion compensation circuit of VLSI Design and Implementation of a standard based on the AVS motion compensation circuit efficient hardware structure, the design used 8 X 8 block-level pipelining, the normalized motion vector processing and interpolation filter bank guarantee efficient operation of the pipeline, as well as the optimal use of hardware resources. Using Verilog language completed VLSI design and EDA software through simulation and synthesis results. Platform: |
Size: 216064 |
Author:sss |
Hits:
Description: 这是我用verilog hdl语言写的浮点乘法器,用的是基4的booth算法,对于部分积使用了5-2压缩和3-2压缩,欢迎大家指点,也欢迎大家把它改成流水线以提高速度.-This is my verilog hdl language used to write floating-point multiplier, using a Radix-4 algorithm for the booth for part of the plot using the 5-2 and 3-2 compression compression, welcomed everyone pointing, also welcomed the U.S. put it into a pipeline to improve speed. Platform: |
Size: 4096 |
Author:lanty |
Hits:
Description: h.264(verilog HDL)
这是基于流水线结构的H.264解码器源码-h.264 (verilog HDL) which is based on the pipeline structure of the H.264 decoder source code Platform: |
Size: 99328 |
Author:陈成 |
Hits:
Description: 浮点数加法器IP核的vhd设计。浮点数加法运算是运输中使用最高的运算,结合vhdl和EPGA可编程技术,完成具有5线级流水线结构、符合IEEE 754浮点标准、可参数化为单、双精度的浮点数加法器。-Floating point adder design IP core vhd. Floating-point addition operation is used in most transport operations, combined with vhdl and EPGA programmable technology, complete with 5 line-stage pipeline structure to meet IEEE 754 floating point standards, parameters into a single, double precision floating point adder. Platform: |
Size: 154624 |
Author:凌音 |
Hits:
Description: 一个计算机原理课程设计的作业,5级流水线CPU,指令集到代码均为自己设计,有最终报告文档,组建说明,并行除法,16位字长,定长指令,Verilog源代码,顶层设计图。结构简单,冲突解决方式也很简单,代码量小。-A computer theory course design work, five pipelined CPU, instruction set to the code are design, the final report documents the formation of parallel division, 16-bit word length, fixed-length instructions, Verilog source code, top level design. Simple structure, conflict resolution is also very simple, a small amount of code. Platform: |
Size: 8720384 |
Author:zzh |
Hits:
Description: 以Verilog撰寫而成的Booth’s Algorithm Multiplier,並以Pipeline方式實現。-Written in the Verilog Booth' s Algorithm Multiplier, and the Pipeline way. Platform: |
Size: 8192 |
Author:Brandon |
Hits:
Description: 64-point Pipeline FFT,包含Verilog语言编写的64点FFT运算rtl级程序以及测试程序,此外,还包含设计文档。-64-point Pipeline FFT, Verilog language includes a 64 point FFT computation rtl-level procedures and testing procedures, in addition, includes the design documents. Platform: |
Size: 1249280 |
Author:小飞 |
Hits: